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Abstract—High-level synthesis (HLS) tools have brought FPGA
development into the mainstream, by allowing programmers
to design architectures using familiar languages such as C,
C++, and OpenCL. While the move to these languages has
brought significant benefits, many aspects of traditional software
engineering are still unsupported, or not exploited by developers
in practice. Furthermore, designing reconfigurable architectures
requires support for hardware constructs, such as FIFOs and
shift registers, that are not native to CPU-oriented languages.
To address this gap, we have developed hlslib, a collection
of software tools, plug-in hardware modules, and code samples,
designed to enhance the productivity of HLS developers. The goal
of hlslib is two-fold: first, create a community-driven arena
of bleeding edge development, which can move quicker, and
provides more powerful abstractions than what is provided by
vendors; and second, collect a wide range of example codes, both
minimal proofs of concept, and larger, real-world applications,
that can be reused directly or inspire other work. hlslib is
offered as an open source library, containing CMake files, C++
headers, convenience scripts, and examples codes, and is receptive
to any contribution that can benefit HLS developers, through
general functionality or examples.
I. STATE-OF-THE-ART
Developing for FPGAs gives programmers an empty slate
to lay out a custom architecture that implements a target appli-
cation. This is the biggest strength of reconfigurable hardware,
but also its biggest weakness: achieving performance that is
competitive with software – in particular when comparing to
non-naive GPU implementations – often requires a tremendous
amount of effort. Although the productivity of developing for
FPGAs has improved significantly with widespread adoption
of HLS [1], working with these tools is notorious for being
a less-than-smooth experience. There are multiple reasons for
this. The imperative languages primarily used by HLS tools,
namely C, C++, and OpenCL, were not designed with hard-
ware development in mind, and the resulting opaque mapping
to hardware frustrates both software developers (who cannot
implement code in the way they are used to), and hardware
developers (who struggle to achieve the exact architecture that
they have in mind). Furthermore, the placement and routing
process that maps a synthesized architectures to the FPGA
chip is a time consuming process, where bigger designs can
take up to a full day to compile, which inhibits iterative
debugging and development. Finally, because of the additional
layer of abstraction added by HLS, tracking problems in the
final architecture back to the origin in the HLS code can be
near impossible, which sometimes results in debugging and
optimization degenerating into a trial-and-error process.
We introduce hlslib1, an open source collection of tools,
modules, scripts, and examples, with the overarching goal of
improving the quality of life of HLS developers. An overview
of some hlslib features and which stage of development
benefits from them is given in Figure 1. While hlslib cannot
hope to solve all the issues of HLS development, we hope to
smoothen as many steps of the process as possible in a external
library, and encourage good practices inspired by traditional
software engineering. The following sections give an overview
of the functionality offered by hlslib as of writing this
work, but the library is continuously developed to provide new
features and to support newer versions and functionality of the
two major vendor tools, Xilinx’ Vivado HLS [2], and Intel’s
OpenCL SDK for FPGAs [3].
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Fig. 1: Stages of HLS development and the supporting hlslib features.
II. IMPROVING THE HLS WORKFLOW
A. CMake Integration
Many published HLS projects, including example codes
by Xilinx and Intel, rely on manually written GNU make-
files. This method offers poor portability, and does not allow
projects to be configured without modifying the makefile or
source code. In software development, CMake is a widespread
tool used to configure and build C/C++ projects. Users can
set project parameters during configuration, as compilation is
performed out-of-source, and dependencies are automatically
located on the host system in a portable fashion.
hlslib provides supports for FPGA projects in CMake,
allow separation of source code and configuration through
the FindSDAccel.cmake and FindIntelFPGAOpenCL.cmake
scripts, required to locate and expose the Xilinx and Intel
FPGA ecosystems, respectively. Users gain access to the HLS
binaries, as well as compiler flags, header files, and library
files required to build the OpenCL host code. Historically, the
workflow for building and running FPGA codes with com-
mercial HLS tools has been continuously changing throughout
1Available at https://github.com/definelicht/hlslib
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their development. By offloading the responsibility of setting
up the HLS environment to hlslib, projects become robust
to changes in the setup provided by the vendors.
An example snippet for a CMakeLists.txt using hlslib
to build an SDAccel project with a top-level function “Top”
is given below, where hardware targets are added with custom
targets, using the binaries exposed by the find-scripts:
1set(CMAKE_MODULE_PATH hlslib/cmake)
2find_package(SDAccel REQUIRED)
3include_directories(${SDAccel_INCLUDE_DIRS})
4add_executable(MyHostCode MyHostCode.cpp)
5target_link_libraries(MyHostCode ${SDAccel_LIBRARIES})
6add_custom_target(compile_hardware COMMAND ${SDAccel_XOCC}
7 --kernel Top -c -t hw Kernel.cpp -o Kernel.xo)
8add_custom_target(link_hardware COMMAND ${SDAccel_XOCC}
9 --kernel Top -l -t hw Kernel.xo -o Kernel.xclbin)
Listing 1: Creating custom FPGA targets with hlslib CMake support.
Examples of the full flow with all relevant files are included
in the hlslib repository, for both Xilinx and Intel OpenCL
ecosystems.
B. Portable OpenCL Host Code
OpenCL was originally developed for GPUs, and thus
follows the GPU model of creating computational kernels,
transferring data in bulk between host and device memories,
and launching kernels synchronously. OpenCL is exposed as
a host-side interface by both Intel and Xilinx for launching
computational kernels and interacting with device DRAM.
Intel and Xilinx have taken slightly different approaches
to adapting OpenCL to FPGAs. In order to enable a fully
unified interface, hlslib provides an OpenCL wrapper that
hides subtle differences between vendors, such as single com-
mand queue (Xilinx) versus one-queue-per-kernel (Intel), and
extended memory pointer (Xilinx) versus a simple memory
flag (Intel) for specifying FPGA memory banks. An example
of a basic hlslib OpenCL host program is given in Listing 2,
which is valid code for both the Intel and Xilinx ecosystems
(example file name uses the Xilinx .xclbin suffix).
1using namespace hlslib::ocl;
2Context context; // Sets up the vendor OpenCL runtime
3auto program = context.MakeProgram("KernelFile.xclbin");
4std::vector<float> input_host(N, 5), output_host(N);
5auto input_device = context.MakeBuffer<float, Access::read>(
6 MemoryBank::bank0, input_host.cbegin(), input_end.cend());
7auto output_device = context.MakeBuffer<float, Access::write>(
8 MemoryBank::bank1, N);
9auto kernel = program.MakeKernel("Kernel", in_device, out_device, N);
10kernel.ExecuteTask(); // Synchronous kernel execution
11output_device.CopyToHost(output_host.begin());
Listing 2: Portable OpenCL host program implemented with the hlslib wrapper.
C. Emulating Multiple Processing Elements in Software
Accurately emulating the semantics of multiple concurrent
processing elements (PEs) executing in hardware is critical
to the testing process, as multiple PEs are vital to any
high performance architecture. PEs typically communicate via
blocking channels, implying synchronization points between
them. Emulating concurrent PEs thus requires a multi-threaded
environment with thread-safe constructs.
In the Intel OpenCL ecosystem, PEs are expressed as
OpenCL kernels that are launched separately from the host
code, and communication channels are expressed as global
objects that are accessed within the kernel codes. When
running emulation in software, PEs are thus launched as
concurrent threads by the runtime. On the other hand, Xilinx
HLS instantiates PEs from functions or loops “called” in a
scope annotated with the DATAFLOW pragma. While this allows
expressing communication between kernels with multiple PEs
in a more explicit fashion, it also means that the behavior of
executing the code when compiled as C++ code can differ
significantly from its behavior when built for hardware. An
example of this is shown in Listing 3, when mem0 and mem1
are passed as pointers to the same address:
1void Top(int const *mem0,
2 int *mem1) {
3 #pragma HLS DATAFLOW
4 hlslib::Stream<int> s0, s1;
5 Read(mem0, s0); // Sequential
6 Compute(s0, s1); // in software,
7 Write(s1, mem1); // parallel
8} // in hardware.
9
10void Compute(hlslib::Stream &s0,
11 hlslib::Stream &s1) {
12 for (int t = 0; t < T; ++t)
13 for (int i = 0; i < N; ++i) {
14 #pragma HLS PIPELINE
15 int read = s0.Pop();
16 int res = /* do compute */;
17 s1.Push(res);
18 }
19}
1void Read(int const *mem0,
2 hlslib::Stream &s) {
3 for (int t = 0; t < T; ++t)
4 for (int i = 0; i < N; ++i)
5 #pragma HLS PIPELINE
6 s.Push(mem0[i]); }
7
8void Write(hlslib::Stream &s,
9 int *mem1) {
10 for (int t = 0; t < T; ++t)
11 for (int i = 0; i < N; ++i)
12 #pragma HLS PIPELINE
13 mem1[i] = s.Pop(); }
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Listing 3: Software and hardware behavior is different for cyclic dataflow.
Programs with cyclic dataflow between PEs are not of-
ficially supported by Xilinx, but will compile and run in
practice, albeit without any guarantees of correctness. It is
often desirable to write such programs for high-performance
implementations of iterative algorithms, such as iterative sten-
cil computations, where the same DRAM memory addresses
are read and written multiple times during execution. In such
a scenario, a program like Listing 3 will exhibit different
behavior in software and hardware:
• In software, Read will execute all T · N iterations before
Compute is called, which will execute all T · N iterations
before Write is called. Assuming that the streams s0 and s1
are unbounded in emulation, each iteration t will perform
exactly the same computation.
• In hardware, Read, Compute, and Write will run concur-
rently, and s0 and s1 will be bounded with size 1. The
PEs will thus stay synchronized. Each iteration t of Read
will read values written by the previous iteration of Write,
assuming N is significantly larger than the pipeline depth.
In the best case, programs will crash or not terminate in
software, when feedback happens directly between PEs, where
there is a cycle in the channels interconnecting them. In the
worst case, programs like Listing 3 will produce different
results in software and hardware, because the feedback de-
pendency on mem is not enforced.
To correctly emulate kernels with multiple PEs and feedback
dependencies, hlslib provides a set of thin wrapper macros
that mitigate the difference between the compiled C++ and
the hardware generated HLS, that can be used in conjunction
with hlslib::Stream wrapper objects (see Section III-A) to
run PEs concurrently synchronously. Programs only need to
wrap every function call in a DATAFLOW section in an hlslib-
defined macro, as shown in Listing 4, which is a modified
version of the top-level function from Listing 3.
1void Top(int const *mem0, int *mem1) {
2 #pragma HLS DATAFLOW
3 hlslib::Stream<int> s0, s1; // hlslib streams are thread-safe
4 HLSLIB_DATAFLOW_INIT();
5 HLSLIB_DATAFLOW_FUNCTION(Read, mem0, s0); // In simulation mode,
6 HLSLIB_DATAFLOW_FUNCTION(Compute, s0, s1); // each call launches
7 HLSLIB_DATAFLOW_FUNCTION(Write, s1, mem1); // a separate C++ thread
8 HLSLIB_DATAFLOW_FINALIZE(); // Joins C++ threads
9}
Listing 4: PEs in DATAFLOW section annotated to emulate hardware behavior.
Behind the scenes, each HLSLIB_DATAFLOW_FUNCTION macro
chooses between two kinds of behavior, depending on the
compilation mode:
• In hardware, all annotated functions are simply inlined,
resulting in code identical to Listing 3.
• In software, each function is executed in a newly launched
C++ thread. When HLSLIB_DATAFLOW_FINALIZE is called,
hlslib will wait on each of the launched threads, returning
when all PEs have terminated.
The software behavior means that PEs cannot run ahead of
others more than what is allowed by the depth of the channels
between them, which also allows debugging deadlocks due to
channel sizes (i.e., depth of the FIFOs implementing them
in hardware). When a Pop or Push from/to a channel has
waited for a configurable amount of time without receiving
data, hlslib will print a warning with the channel name and
operation, enabling easier debugging of deadlocks.
III. OBJECT-ORIENTED HARDWARE DESIGN
Classes can provide excellent encapsulation for hardware
concepts, combining data and functionality in the spirit
of object-oriented programming, but also allow specializing
classes with C++ templates allows parameters to be specified
at compile-time, when this is necessary for generating hard-
ware. hlslib uses classes both in the object-oriented sense,
and by exploiting template metaprogramming, to fill various
gaps in hardware development.
A. Streams/Channels
Channel objects are ubiquitous in HLS programming, either
as communication primitives between processing elements,
or as buffers with FIFO semantics. Whereas channels in
Intel OpenCL are global objects, channels are created in
Vivado HLS as templated hls::stream objects, and act not
only as inter-PE connections, but also as buffers internal to a
single module when a queue-like buffering pattern is sufficient.
hlslib extends the Vivado HLS built-in hls::stream
class in the hlslib::Stream class, which adds a number of
additional features and streamlines the interface. Most notably,
hlslib streams is thread-safe, and supports the features of-
fered by the hlslib multiple-PE simulation functionality (ex-
ample usage shown in Listings 3 and 4). Furthermore, streams
are bounded by default, like the hardware implement they
represent. If no argument is specified, the default Vivado HLS
implementation is used, which is a ping-pong buffer. Any other
depth will implement a FIFO using a resource suggested by
the tool, or specified by an optional template argument (e.g.,
SRL, LUTRAM, BRAM, or UltraRAM).
B. Wide Data Buses and Vectorization
Instantiating wide data paths in HLS is necessary to exploit
memory bandwidth [4], and to achieve parallel architectures
through vectorization. In practice, this is typically done either
by unrolling loops and relying on the tool to infer wide
data accesses, or by using types that explicitly specify the
vector size, such as OpenCL vector types for Intel OpenCL,
or ap_uint for Vivado HLS. OpenCL vector types only expose
a small, limited set of types and vector lengths, and ap_uint
requires tedious and error-prone casting to implement vector
types in hardware.
hlslib provides the templated DataPack class for Vi-
vado HLS, which exposes a versatile interface for implement-
ing wide buses, registers, memory interfaces, and computa-
tions that consist of multiple data elements. Unlike ap_uint,
DataPack is typed, allowing native indexing of elements for
both reading and writing, supports element-wise operations
(shown in Listing 5), and convenience functions for concerting
to and from C-style arrays and ap_uint types.
1using hlslib::DataPack; // Import class into namespace
2DataPack<float, 4> Direction(DataPack<float, 4> &a,
3 DataPack<float, 4> &b) {
4 auto d = b - a; // Vector operations
5 auto len = c[0] + c[1] + c[2] + c[3]; // Indexing
6 return 1/len * d; // Element-wise operations
7}
Listing 5: Overview of hlslib::DataPack functionality.
When used as the data type for pointer or stream arguments,
DataPack enforces bus widths corresponding the byte width
specified by the data type vector size. If used consistently,
simply changing the width of a centrally defined DataPack-
based type will be sufficient to adjust registers, buses, buffers,
and interfaces throughout an HLS code.
C. Shift Registers with Parallel Access
A common pattern for FPGA algorithms [5] is to buffer
elements streamed in for a constant number of cycles, thus
“delaying” them for future iterations (e.g., to be used as a
different element of a sliding window in a stencil computa-
tion [6], [7]). This is similar to a FIFO buffer, with the added
constraint that elements pushed and popped are at a constant
distance (e.g., for a buffer of size 4, an element pushed can
only be accessed again when it comes out at the end, i.e., after
4 additional pushes). We will refer to these types of buffers
as shift registers according to the Intel FPGA nomenclature,
although it also common to implement these in BRAM/M20K
on-chip memory. We assume that shift registers have a single
input, but can have multiple parallel outputs (known as “taps”).
In Intel OpenCL, shift registers are inferred as a pattern
when an unrolled loop shifts an array by a constant offset
every cycle of a pipelined section, and the remainder of
the section only accesses the array using constant indices.
The compiler can then infer the distance between each tap,
allowing it to instantiate separate buffers in hardware between
them, effectively partitioning the single array into multiple
smaller buffers. Vivado HLS, on the other hand, does not
recognize this as a high-level pattern (as of writing this work),
and will textually unroll the shifting loop in the preprocessor
and analyze the unrolled code, which does not scale with large
shift registers.
We express the parallel shift register abstraction as a
templated class in hlslib, transparently managing buffers
between each tap. Unlike the Intel ecosystem, hlslib shift
registers are explicitly instantiated by the programmer (as
opposed to relying on pattern detection), and enforce constant
offset access at compile-time, while providing the full abstrac-
tion to the Vivado HLS ecosystem, which otherwise requires
this pattern to be implemented manually. An implementation
of a 4-point 2D stencil code based on an hlslib shift register
is shown in Listing 6.
+ + + ×
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1void Stencil(hlslib::Stream<float> &in, hlslib::Stream<float> &out) {
2 // Explicitly declare taps as template arguments
3 hlslib::ShiftRegister<float, 0, W - 1, W + 1, 2 * W> sr;
4 // H and W are compile-time constants
5 for (int i = 0; i < H; ++i) {
6 for (int j = 0; j < W; ++j) {
7 #pragma HLS PIPELINE
8 sr.Shift(in.Pop()); // Push new element and shift buffer
9 if (i >= 2 && j >= 1 && j < W - 1) { // Ignore boundary
10 // Specify tap to access using compile-time indices
11 float res = 0.25 * (sr.Get<2 * W>() + sr.Get<W - 1>() +
12 sr.Get<W + 1>() + sr.Get<0>());
13 out.Push(res);
14} } } }
Listing 6: Explicit shift register abstraction provided by hlslib.
Variadic template arguments are used to instantiate taps,
where the distance between each consecutive index is used to
compute the respective buffer size (as a result, indices must
be specified in ascending order).
D. Tree Reduction with Functors
To perform a fully pipelined reduction of an array of ele-
ments for an associative operator, it is common to implement
the reduction as a balanced binary tree to minimize latency
and resource utilization. Implementing reduction trees in an
imperative language requires the compiler to recognize un-
rolled loops that accumulate into a single variable, and requires
explicitly allowing the compiler to reorder non-associative
operations, such as floating point addition.
To guarantee that a reduction is performed as a balanced
binary tree, hlslib provides the TreeReduce templated func-
tion, which uses variadic templates to explicitly instantiate the
full tree in hardware. The template supports any type, array
size, and binary operator. An example is shown below:
1using Vec = DataPack<float, 8>;
2void Reduce(hlslib::Stream<Vec> &in, hlslib::Stream<Vec> &out) {
3 for (int i = 0; i < 1024; ++i) {
4 #pragma HLS PIPELINE
5 auto v = in.Pop();
6 auto r = hlslib::TreeReduce<float, hlslib::op::Add<float>, 8>(v);
7 out.Push(r);
8} }
Listing 7: Explicit balanced tree reduction of an array.
hlslib supports a set of common binary operators by default,
but custom operators can be implemented with a functor struct
that defines the Apply binary function and an identity for
the operator. These functors are conveniently expressible using
C++ templated classes.
IV. OPEN SOURCE DEVELOPMENT WITH hlslib
All the features described in this work were tested to meet
the demands of concrete HLS codes. The repository holds
additional niche features left out here, as well as a compilation
of examples testing and demonstrating various concepts.
We maintain a list of projects leveraging hlslib on the
repository page, and noteworthy examples include: the Data
Centric Parallel Programming (DaCe) project [8], a data-
centric optimization framework targeting a multitude of back-
ends, including code generation for both Xilinx and Intel
FPGAs; and the reference implementation of the Streaming
Message Interface (SMI) [9], a distributed memory inter-
FPGA communication model specification unifying message
passing with the streaming model of pipelined HLS codes.
As the field develops, hlslib will continue to evolve
and adapt to new tool features and new ideas for how to
close the productivity gap. However, to truly accelerate HLS
development, the field must see many open source efforts, with
active exchange of knowledge and pooling of developer effort,
so that hardware design can reap the benefits of open source
development that we know from the software domain.
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